Part Number Hot Search : 
DN2530N3 1SS369 OM7900IH TCR2EF23 AD977 P4KE91A ASTEC 2SC29
Product Description
Full Text Search
 

To Download HD74LVCC4245ATEL Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 HD74LVCC4245A
Octal Dual-supply Bus Transceiver with configurable output voltage with 3-state Outputs
REJ03D0380-0100 (Previous ADE-205-685 (Z)) Rev.1.00 Aug. 23, 2004
Description
The HD74LVCC4245A has eight bus transceivers with three state outputs in a 24 pin package. When (DIR) is high, data flows from the A inputs to the B outputs, and when (DIR) is low, data flows from the B inputs to the A outputs. A and B bus are separated by making enable input (OE) high level. This 8-bit non-inverting bus transceiver uses two separate power-supply rails. And this product has two terminals (VCCA, VCCB), VCCA is connected with control input and a bus side, VCCB is connected with B bus side. VCCA and VCCB are isolated. The A port, VCCA, is dedicated to accept a 5 V supply level, and the configurable B port, which is designed to track VCCB, accepts voltages from 3 V to 5 V. This allows for translation from a 3.3 V to a 5 V environment and vice versa. Low voltage and high-speed operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation.
Features
* This product function as level shift transceiver that change VCCA input level to VCCB output level, VCCB input level to VCCA output level by providing different supply voltage to VCCA and VCCB. * This product is able to the power management: Turn on and off the supply on VCCB side with providing the supply of VCCA. (Enable input (OE): High level ) * VCCA = 4.5 V to 5.5 V, VCCB = 2.7 V to 5.5 V * All control input VI (max) = 5.5 V (@VCCA = 0 V to 5.5 V) * All A bus side input outputs VI/O (max) = 5.5 V (@VCCA = 0 V or output off state) * All B bus side input outputs VI/O (max) = 5.5 V (@VCCB = 0 V or output off state) * High output current A bus side: 24 mA (@VCCA = 4.5 V) B bus side: 24 mA (@VCCB = 2.7 V to 4.5 V) * Ordering Information
Part Name HD74LVCC4245ATEL Package Type TSSOP-24 pin Package Code TTP-24DBV Package Abbreviation T Taping Abbreviation (Quantity) EL (1,000 pcs/reel)
Rev.1.00 Aug. 23, 2004 page 1 o10
HD74LVCC4245A
Function Table
Inputs OE L L H H: High level L: Low level X: Immaterial Z: High impedance DIR L H X Operation B data to A bus A data to B bus Z
Pin Arrangement
VCCA 1 DIR 2 A1 3 A2 4 A3 5 A4 6 A5 7 A6 8 A7 9 A8 10 GND 11 GND 12
24 VCCB 23 NC 22 OE 21 B1 20 B2 19 B3 18 B4 17 B5 16 B6 15 B7 14 B8 13 GND
(Top view)
Rev.1.00 Aug. 23, 2004 page 2 of 10
HD74LVCC4245A
Absolute Maximum Ratings
Item Supply voltage Input voltage*1 Input / output voltage Symbol VCCA, VCCB VI VI/O Ratings -0.5 to 6.0 -0.5 to 6.0 -0.5 to VCCA+0.5 -0.5 to 6.0 -0.5 to VCCB+0.5 -0.5 to 6.0 -50 -50 50 50 100 862 -65 to 150 Unit V V V Conditions DIR, OE A port output "H" or "L" A port output "Z" or VCCA : OFF B port output "H" or "L" B port output "Z" or VCCB : OFF VI < 0 VO < 0 VO > VCC+0.5
Input diode current Output diode current Output current VCCA, VCCB, GND current Maximum power dissipation at Ta = 25C (in still air)*2 Storage temperature Notes:
IIK IOK IO ICCA, ICCB, IGND PT Tstg
mA mA mA mA mW C
TSSOP
The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. 1. The input and output voltage ratings may be exceeded even if the input and output clamp-current ratings are observed. 2. The maximum package power dissipation was calculated using a junction temperature of 150C.
Recommended Operating Conditions
Item Supply voltage Input / output voltage Symbol VCCA VCCB VI VI/O Ratings 4.5 to 5.5 2.7 to 5.5 0 to 5.5 0 to VCCA 0 to 5.5 0 to VCCB 0 to 5.5 -24 24 10 -40 to 85 Unit V V DIR, OE A port output "H" or "L" A port output "Z" or VCCA : OFF B port output "H" or "L" B port output "Z" or VCCB : OFF Conditions
output current Input transition rise or fall time Operating temperature
IOH IOL t / v Ta
mA ns / V C
Note: Unused or floating inputs must be held high or low.
Rev.1.00 Aug. 23, 2004 page 3 of 10
HD74LVCC4245A
Block Diagram
DIR 2 22 A1 3 21 B1 OE
To seven other channels
Electrical Characteristics
(Ta = -40 to 85C) Item Input voltage Symbol VIHA VIHB VIH VILA VILB VIL Output voltage VOHA VOHB VCCA (V) 4.5 to 5.5 4.5 to 5.5 4.5 to 5.5 4.5 to 5.5 4.5 to 5.5 4.5 to 5.5 4.5 to 5.5 4.5 to 5.5 4.5 4.5 4.5 4.5 VCCB (V) 2.7 to 5.5 2.7 to 3.6 4.5 to 5.5 2.7 to 5.5 2.7 to 5.5 2.7 to 3.6 4.5 to 5.5 2.7 to 5.5 3.0 3.0 2.7 3.0 2.7 3.0 4.5 3.0 3.0 2.7 2.7 3.0 4.5 Min 2 2 VCCBx0.7 2 4.4 3.76 2.9 2.2 2.46 2.1 2.25 3.76 Max 0.8 0.8 VCCBx0.3 0.8 0.1 0.44 0.1 0.44 0.5 0.44 0.44 Unit V Test Conditions A port B port Control input A port B port Control input IOH = -100 A IOH = -24 mA IOH = -100 A IOH = -12 mA IOH = -24 mA
V
VOLA VOLB
4.5 4.5 4.5 4.5
IOL = 100A IOL = 24 mA IOL = 100 A IOL = 12 mA IOL = 24 mA
Rev.1.00 Aug. 23, 2004 page 4 of 10
HD74LVCC4245A
Electrical Characteristics (cont)
(Ta = -40 to 85C) Item Input current Off state output current Output leak current Quiescent supply current Symbol IIN IOZ IOFF ICCA VCCA (V) 5.5 5.5 0 5.5 5.5 VCCB (V) 3.6 5.5 3.6 5.5 0 OPEN 3.6 5.5 Min Max 1 5 20 80 80 80 Unit A A A A Test Conditions Control input VI = VCCA or GND VI(CONT) = VIH or VIL, VO = VCCA, VCCB or GND A port, VI/O = 5.5 V, B port, VI/O = 3.6 V An = VCCA or GND, Control input = VCCA B to A, Control input =VCCA or GND Bn = VCCB or GND, IO (A port) = 0 A to B, Control input =VCCA or GND An = VCCA or GND, IO (B port) = 0 mA A port or Control input, One input at VCCA-2.1 V, Other input at VCCA at GND B port , One input at VCCB-0.6 V, Other input at VCCB or GND Control input at GND
ICCB
5.5
3.6 5.5

50 80
Increase in ICC per input *1
ICCA
5.5
5.5
1.5
ICCB
5.5
3.6
0.5
Notes: For condition shown as Min or Max, use the appropriate values under recommended operating conditions. 1. This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.
Capacitance
(Ta = 25C) Item Control Input, capacitance Input / output capacitance Symbol CIN CI/O VCCA (V) 5 5 VCCB (V) 3.3 3.3 Min Typ 5 11 Max Unit pF pF Test Conditions VI = VCCA or GND A port, VI = VCCA or GND, B port, VI = VCCB or GND
Rev.1.00 Aug. 23, 2004 page 5 of 10
HD74LVCC4245A
Switching Characteristics
Ta = -40 to 85C, VCCA = 5.00.5 V, VCCB = 2.7 to 3.6 V Item Propagation delay time Symbol tPLH tPHL tPLH tPHL tZH tZL tZH tZL tHZ tLZ tHZ tLZ Min 1 1 1 1 1 1 1 1 1 1 1 1 Typ Max 7 7 5.3 6.2 8 9 10.2 10 5.2 5.2 7.4 5.4 Unit ns Test conditions CL = 50 pF RL = 500 From(Input) To(Output) A B ns CL = 50 pF RL = 500 OE OE ns CL = 50 pF RL = 500 OE OE B A A B A B
Output enable time
Output disable time
Ta = -40 to 85C, VCCA = 5.00.5 V, VCCB = 5.00.5 V Item Propagation delay time Symbol tPLH tPHL tPLH tPHL tZH tZL tZH tZL tHZ tLZ tHZ tLZ Min 1 1 1 1 1 1 1 1 1 1 1 1 Typ Max 6 7.1 6.1 6.8 8.3 9 8.1 8.2 4.9 4.7 6.3 5.4 Unit ns Test conditions CL = 50 pF RL = 500 From(Input) To(Output) A B ns CL = 50 pF RL = 500 OE OE ns CL = 50 pF RL = 500 OE OE B A A B A B
Output enable time
Output disable time
Operating Characteristics
Item Power dissipation capacitance Symbol CPD VCCA (V) 5.0 VCCB (V) 3.0 Min Typ 20 Max Unit pF Test Conditions f = 10 MHz, CL = 0
Power-up considerations
Level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. Take these precautions to guard against such power-up problems. 1. Connect ground before any supply voltage is applied. 2. Next, power up the control side of the device. (Power up of VCCA is first. Next power up is VCCB. ) 3. Tie OE to VCCA with a pullup resistor so that it ramps with VCCA. 4. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with VCCA. Overwise, keep DIR low.
Rev.1.00 Aug. 23, 2004 page 6 of 10
HD74LVCC4245A
Test Circuit
See under table 500 S1 OPEN GND
*1
CL = 50 pF
500
Load circuit for outputs S1 Symbol VCCA = 50.5 V VCCB = 2.7 to 3.6 V A/OE to B t PLH / tPHL t ZH / t HZ t ZL / t LZ OPEN GND 6V VCCA = 50.5 V VCCB = 50.5 V B/OE to A OPEN GND 2 x VCCA
B/OE to A A/OE to B OPEN GND 2 x VCCA OPEN GND 2 x VCCB
Note: 1. CL includes probe and jig capacitance.
Rev.1.00 Aug. 23, 2004 page 7 of 10
HD74LVCC4245A Waveforms - 1
tr 90 % Input 10 % t PLH Vref1 90 % Vref1 10 % t PHL V OH Output Vref2 Vref2 V OL GND tf VIH
Symbol
VCCA = 50.5 V VCCB = 2.7 to 3.6 V A to B B to A 2.7 V 1.5 V 1/2 VCCA
VCCA = 51.5 V VCCB = 50.5 V A to B 3.0 V 1.5 V 1/2 VCCB B to A VCCB 1/2 VCCB 1/2 VCCA
VIH Vref1 Vref2
3.0 V 1.5 V 1.5 V
Rev.1.00 Aug. 23, 2004 page 8 of 10
HD74LVCC4245A Waveforms - 2
tf 90 % Output Control Vref1 10 % t ZL 10 % t LZ VOH Waveform - A Vref2 VOL+0.3 V t ZH t HZ VOH-0.3 V Vref2 GND VCCA = 50.5 V VCCB = 2.7 to 3.6 V OE to B VIH Vref1 Vref2 3.0 V 1.5 V 1.5 V OE to A 3.0 V 1.5 V 1/2 VCCA VCCA = 50.5 V VCCB = 50.5 V OE to B 3.0 V 1.5 V 1/2 VCCB OE to A 3.0 V 1.5 V 1/2 VCCA V OL V OH tr 90 % Vref1 GND VIH
Waveform - B
Symbol
Notes: 1. All input pulses are supplied by generators having the following characteristics : PRR 10 MHz, ZO = 50 , tr 2.5 ns, tf 2.5 ns. 2. Waveform - A is for an output with internal conditions such that the output is low except when disabled by the output control. 3. Waveform - B is for an output with internal conditions such that the output is high except when disabled by the output control. 4. The output are measured one at a time with one transition per measurement.
Rev.1.00 Aug. 23, 2004 page 9 of 10
HD74LVCC4245A
Package Dimensions
As of July, 2001
Unit: mm
7.80 8.10 Max 24 13
1
12 0.65 1.0 0.13 M 0.65 Max 6.40 0.20 0 - 8
*0.20 0.05
4.40
*0.15 0.05
1.10 Max
0.10
0.07 +0.03 -0.04
0.50 0.10
*Pd plating
Package Code JEDEC JEITA Mass (reference value)
TTP-24DBV -- -- 0.08 g
Rev.1.00 Aug. 23, 2004 page 10 of 10
Sales Strategic Planning Div.
Keep safety first in your circuit designs!
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
RENESAS SALES OFFICES
Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501 Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900 Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11 Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836 Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952 Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001
http://www.renesas.com
(c) 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .1.0


▲Up To Search▲   

 
Price & Availability of HD74LVCC4245ATEL

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X